High-Level Synthesis with the Vitis HLS Tool

Easily create complex FPGA algorithms by synthesizing a C/C++ function into RTL code

High-Level Synthesis with the Vitis Unified IDE New

Improve the productivity of components for Programmable Logic (FPGAs) using the Vitis™ HLS tool