MVD TRAINING

Logo du site MVD Training

Authorized Training AMD Center

AMD Technology Expert

fr eng
  • Homepage
  • Training
    • Presentation
    • AMD Versal™
      • Versal™ Architecture, NoC and methodology
      • Versal™ AI Engine
    • AMD Vitis™
      • Software design of embedded systems with the Vitis tool
      • Accelerating Applications with the Vitis
      • High-Level Synthesis with the Vitis HLS Tool
    • AMD SoCs
      • Embedded design for AMD SoCs
      • MPSoC Zynq™ UltraScale+
      • PetaLinux™
    • AMD FPGA
      • AMD Vivado™
      • Architecture Advanced training
    • Digital Signal Processing on RFSoC and FPGA
      • Designing with the Zynq UltraScale+ RFSoC
      • DSP Functions
    • Connectivity
      • Multi-Gigabit Transceivers
      • PCI Express
    • HDL Languages
      • VHDL
      • Upgrading VHDL to Verilog and Verilog to VHDL
  • Planning
  • Pre-Registration
  • About Us
    • Presentation
    • Contact
    • Terms of Sale
    • Welcome booklet

MVD Training

Check out our training schedule Ask us for customized training

‹ ›

Up coming training sessions

Workshop : AI engines introduction of AMD Versal™ (French Language) 9h - 17h CET

October 06[register]

EN LIGNE

Designing with Versal™ AI Engine

October 16-19[register]

EN LIGNE

Designing FPGAs Using the Vivado™

November 06-09[register]

EN LIGNE

Vitis™ High Level Synthesis

November 16-17[register]

EN LIGNE

Training sessions schedule

+

AMD Versal™

AMD Versal™

Versal™ Adaptive SoC

+
AMD Vitis™

AMD Vitis™

Vitis™ Unified Software Platform

+
AMD SoC

AMD SoC

Zynq™, Zynq™ MPSoC, PetaLinux

+
AMD FPGA

AMD FPGA

UltraScale™, Vivado™, 7-Serie™,...

+
DSP

RFSoC & DSP

Digital Signal Processing on Zynq™ RFSoC and FPGA

+
Connectivity

Connectivity

Transceivers, PCI-e

+
HDL language

HDL language

Hardware Description Language

+
  • Homepage
  • About Us
  • Contact
  • Terms of Sale

MVD Training © 2023