MVD TRAINING

Logo du site MVD Training

Authorized Training AMD Center

Training / Consulting / Expertise

on AMD Technologies

Logo du badge AMD
fr
eng
  • HOME
  • Training
    • Presentation
    • Adaptive Versal™ Gen1 & Gen2
      • Versal™ Gen1 & Gen2 Architecture, Tools and methodology
      • Versal™ Gen1 & Gen2 AI Engines
      • Versal™ Gen1 & Gen2 Connectivity
    • Vitis™
      • Software design of embedded systems with the Vitis tool
      • Accelerating Applications with the Vitis
      • High-Level Synthesis with the Vitis HLS Tool
    • Adaptive SoCs
      • Embedded design for AMD SoCs
      • MPSoC Zynq™ UltraScale+
      • PetaLinux™
    • Vivado™ & FPGA
      • AMD Vivado™
      • FPGA Architectures
      • FPGA Connectivities
    • Digital Signal Processing on RFSoC and FPGA
      • Design with the Zynq™ UltraScale+ RFSoC
      • Digital Signal Processing on FPGA
    • HDL Languages
      • VHDL
      • Upgrading VHDL to Verilog and Verilog to VHDL
  • Guidance
  • Planning
  • Pre-Registration
  • About Us
    • Presentation
    • Qualiopi
    • Contact
    • Terms of Sale
    • Welcome booklet
    • Internal Rules
‹›

PLANNING

Check out our training schedule

Up coming training sessions

Accelerating Applications with the Vitis™ Unified Environment Software

November 12-14[register]

Lieu : EN LIGNE ---- SESSION CONFIRMEE

The essentials of embedded design for Xilinx Zynq™-7000, Zynq™ MPSoC and Versal™ components

November 24-27[register]

Lieu : EN LIGNE ---- SESSION CONFIRMEE

Static Timing Analysis (STA), Xilinx Design Constraints (XDC) and Advanced use of Vivado™

December 08-11[register]

Lieu : EN LIGNE ---- SESSION CONFIRMEE

The essentials of embedded design for Xilinx Zynq™-7000, Zynq™ MPSoC and Versal™ components

March 02-05[register]

Lieu : EN LIGNE ---- CONFIRMATION EN ATTENTE

Adaptive Versal™

Adaptive Versal™

Gen1 & Gen2, NoC, GT, AI Engines, A72 & R5, ...

+
Vitis™

Vitis™

Vitis™, Vitis HLS

+
Adaptive SoC

Adaptive SoC

Zynq™, Zynq™ MPSoC, PetaLinux

+
VIVADO FPGA

Vivado™ & FPGA

Vivado™, UltraScale™, 7-Serie™,...

+
DSP

RFSoC & DSP

Digital Signal Processing on Zynq™ RFSoC and FPGA

+
HDL language

HDL language

Hardware Description Language

+

INTRA TRAINING on demand

ACCESS TIME: 2 MONTHS
Ask us for customized training

NEED FOR HELP

Consult our guide to choosing your course

CERTIFICATE

QUALIOPI

CUSTOMER SATISFACTION

SATISFACTION

2024 : 94.7%

(115 Attendees)

2023 : 91.8%

(97 Attendees)

2022 : 94.1%

(172 Attendees)
  • Legal Notices
  • Terms of Sale
  • Internal Rules
  • Contact

MVD Training © 2024