

### **Training Program**

Ref:VER\_PCIE - 10/10/2025



# **Designing an Integrated PCI Express® System for Versal™**

### **COURSE DURATION**



2 days - 14 hours

# TARGET OBJECTIVES AND SKILLS

- 1 Identify programmable logic (PL) and processing system (PS) resources supporting PCI Express
- 2 Configure, connect and debug PCIe® IP (PL)
- 3 Configure, connect and debug CPM and MBD PCIe® IP (PS)
- 4 Identify, configure, and use PCIe® DMA IPs (XDMA/QDMA/MBD DMA)

### **CONCERNED PUBLIC**

- Technicians and Engineers in Digital Electronics
- All our training courses are given at a distance and are accessible to people with reduced mobility.
- People with disabilities may have special training needs. Our partner AGEFIPH accompanies us to implement the necessary adaptations related to your disability. Don't hesitate to to discuss your requirements.



### **PREREQUISITES**

- Experience with PCIe specification protocol
- Knowledge of VHDL or Verilog
- Some experience with AMD implementation tools
- Some experience with a simulation tool, preferably the Vivado™ simulator

### **NOTES**

• Release date: 03/10/2025



### **Training Program**

### Ref:VER\_PCIE - 10/10/2025



### **COURSE CONTENT**

#### DAY 1

- Objective 1
  - Introduction to PCI Express® {Lecture, Lab}
  - ∘ Versal<sup>™</sup> Adaptive SoC: PCle® Solutions Overview {Lecture}
- Objective 2
  - o PCIe Block Architecture and Functionality {Lecture}
  - PCle Block Interfaces Overview {Lecture}
  - PCle Block Requester Interfaces {Lecture}
  - PCle Block Completer Interfaces {Lecture, Lab}
  - PCle Block Customization {Lecture, Lab}
  - PCle Block Test Bench and Simulation {Lecture, Lab}
  - PCle Block Implementation {Lecture, Lab}

#### DAY 2

- Objective 2
  - PCle Block Debugging Overview {Lecture, Lab}
- Objective 3
  - CPM Architecture and Functionality {Lecture}
  - CPM Block Customization {Lecture}
  - CPM IP Use Cases {Lecture, Lab}
  - MDB Architecture and Functionality {Lecture}
  - MDB Block Customization {Lecture}
- Objective 4
  - Introduction to DMA {Lecture}
  - PL PCIe XDMA/Bridge Subsystem {Lecture, Lab}
  - PL PCIe QDMA Subsystem {Lecture}
  - PS MDB DMA Solution {Lecture}

### TEACHING METHODS AND SUPPORT - ASSESSMENT & RECOGNITION

- Teaching methods:
  - Alternating lectures, technical questionnaires and exercises on individual machines.
- Pedagogical follow-up:
  - Signed attendance sheet
- Pedagogical assessment:
  - o Continuous assessment and progress sheet :
    - Technical questionnaire
    - Practical work results
    - Validation of objectives
- Satisfaction survey:
  - o At the end of training: assessment form completed by the trainee
  - o At 3 months: evaluation form completed by the trainee after application to the company
- Certificate:
  - Training certificate with assessment of learning provided to trainee
  - o Certificate of completion provided to employer



### **Training Program**

Ref:VER PCIE - 10/10/2025



### TEACHING METHODS

- Inter-company online training :
  - o Fast Internet connection, webcam, headset
  - Presentation by Webex by Cisco



- o Provision of course material in PDF format
- Labs on individual Cloud PC by RealVNC

## GREALVIC

- Intra-company face-to-face training on customer site
  (details to be confirmed prior to training)
  - Suggested supply by the customer :
    - Training room
    - Video projector
    - Whiteboard
    - Individual PC with AMD tools
  - o Provided by MVD Training:
    - Course material in PDF format
    - Practical work on individual PCs (loan of equipment available on request)

### RECOMMENDED COMPUTER HARDWARE

- Inter-company online training:
  - Recent computer OS Linux or Windows 64-bits
  - o Fast Internet, webcam, headset
  - Software tool WebEx Cisco
  - AMD remote tools :
    - Software tool RealVNC Viewer
  - AMD local tools :
    - Software tool AMD Vivado
- Face-to-face training on customer site :
  - o Recent computer OS Linux or Windows 64-bits
  - o Software tool AMD Vivado

### **TEACHING STAFF**

- William Duluc, Electronics and Telecoms Engineer, AMD Expert since 2009 and AMD Trainer since 2017 :
  - Expert AMD FPGA Language VHDL/Verilog RTL Design
  - Expert AMD SoC & MPSoC Language C/C++ System Design
  - o Expert DSP & AMD RFSoC HLS Matlab Design DSP RF
  - o Expert AMD Versal Al Engines Heteregenous System Architect

## TECHNICAL, EDUCATIONAL, ADMINISTRATIVE AND FINANCIAL CONTACT

William DULUC, 06 74 52 37 89, info@mvd-training.com