

Workshop: Getting Started with Xilinx Versal ACAP Platform (French Language)

1 day - 7 hours

OBJECTIVES

• In the Event, you will be introduced to the new Xilinx Versal ACAP platform and its building blocks that enable flexible implementation of accelerated systems. Features unique to Versal, such as the AI Engine and Network-on-Chip (NoC) along with the Vitis Unified Software tool flows will be covered. The objective is to let you relate your new applications to Versal and enable you to explore the platform and the tools.

RELATED TRAININGS

- Designing with the Versal ACAP: Architecture and Methodology and NoC
- Designing with Versal[™] Al Engine

PREREQUISITES

- Comfort with the C/C++ programming language
- Vitis[™] IDE software development flow
- Hardware development flow with the Vivado® Design Suite
- Basic knowledge of UltraScale™/UltraScale+™ FPGAs and Zynq® UltraScale+ MPSoCs

PARTNERS



CONFIGURATIONS

- Software Configuration :
 - o Vitis unified software platform 2021.1
 - o PetaLinux 2021.1

- Hardware configuration:
 - Recent computer (i5 or i7)
 - o OS 64-bits (Ubuntu, RedHat, Centos)
 - o At least 16GB RAM
 - Recommended display resolution 1920x1080



CHAPTERS

DAY 1

- Architecture Overview
- Design Tool Flow

- Processing System
- NoC Introduction and Concepts
- Al Engine
- SelectIO Resources
- System Simulation
- Application Partitioning

TEACHING METHODS

- Inter-company training:
 - o Onlive training
 - o Presentation by Webex
 - o Provision of PDF course materials

SUPPORT

- Authorized Trainer Provider XILINX: Engineer Electronics and Telecommunications ENSIL
 - o Expert FPGA/SoC/MPSoC/RFSoC/ACAP XILINX Languages VHDL/Verilog DSP Design RTL Embedded C

CONCERNED PUBLIC

 Software and hardware developers, system architects, and anyone who wants to learn about the architecture of the Xilinx Versal ACAP device

CONTACT

Administratif: +33 (0)6 30 94 50 17 Formateur: +33 (0)6 74 52 37 89

info@mvd-training.com